Design of 512 bitKeccak Hash Function Encryp - tion for High Throughput Core
نویسنده
چکیده
Security has become a curial aspect in the design and use of computer system and network. Hash functions are used for many applications in cryptography mainly in digital signatures and message authentication code and in network security. Keccak hash function has been submitted to SHA-3 competition. In this paper has implement “SHA-3 512 bit” hash function and high throughput cone designed to work in high clock frequency dedicated to ASIC or expensive FPGA ( virtex-7). The maximum clock frequency supported by the design 267.2 MHz. KeywordsFPGA, cryptography, hash functions, Xilinx
منابع مشابه
Single Core Implementation of Blue Midnight Wish Hash Function on VIRTEX 5 Platform
This paper presents the design and analysis of an area efficient implementation of the SHA-3 candidate Blue Midnight Wish hash function with different digest sizes of 256 and 512 bits on an FPGA platform. The core functionality with finalization implementation without padding stage of BMW on Xilinx Virtex-5 FPGA requires 51 slices for BMW256 and 105 slices for BMW-512. Both BMW versions require...
متن کاملAn FPGA implementation of SHA 3 using keccak function for 512 bit encryption
SHA-3 (Secure hash algorithm-3), originally known as Keccak is a cryptographic hash function selected as the winner of the NIST hash function competition. Hash functions have many applications in cryptography mainly in digital signatures and message authentication codes and in network security. Implementation of the main building block (compression function) for five different SHA-3 candidates ...
متن کاملA High-Throughput Processor for Cryptographic Hash Functions
—This paper presents a high throughput ApplicationSpecific Instruction-set Processor (ASIP) for cryptographic hash functions. The processor is obtained via hardware/software codesign methodology and accelerates SHA (Secure Hash Algorithm) and MD5 hash functions. The proposed design occupies 0.28 mm (66 kgates) in 65 nm CMOS process including 4.5 KB single port memory and 52 kgates logic. The t...
متن کاملEfficient FPGA Hardware Implementation of Secure Hash Function SHA-2
The Hash function has been studied by designers with the goal to improve its performances in terms of area, frequency and throughput. The Hash function is used in many embedded systems to provide security. It is become the default choice for security services in numerous applications. In this paper, we proposed a new design for the SHA-256 and SHA-512 functions. Moreover, the proposed design ha...
متن کاملImplementation of a Cryptographic Co-processor
In this paper a high-speed cryptographic co-processor, named HSSec, is presented. The core embeds two hash functions, SHA-1 and SHA-512, and the symmetric block cipher AES. The architecture of HSSec renders it suitable for widely spread applications with security demands. The presented co-processor can be used inevery system integrating standards such as IPSec or the upcoming JPSec and P1619. T...
متن کامل